

Assignment 6 extra

Hadeer Ghoneim

Verification Diploma

1. Assertions

```
File Edit Selection View Go Run Terminal Help < -> ALSU_SHIFT
.Assertions.v sv
.Assertions.v > Assertions > leds
1 module Assertions(ALSU_if if_t);
2 bit invalid;
3 import constant_enums::*;
4
5 assign invalid=(if_t.opcode==INVALID6 || if_t.opcode==INVALID7) || ((if_t.opcode>3'b001) && (if_t.red_op_A[if_t.red_op_B]));
6
7 always_comb begin
8     if(if_t.rst)begin
9         rst_check:assert final(if_t.out==0 && if_t.leds==0);
10    end
11 end
12
13 property leds;
14 @(posedge if_t.clk) disable iff( if_t.rst ) (invalid) |> #1 if_t.leds == ~ $past(if_t.leds) ;
15 endproperty
16
17 property rst_n;
18 @(posedge if_t.clk) disable iff( if_t.rst ) (invalid) |> #1 ( if_t.out ==0 );
19 endproperty
20
21 // BYPASS CHECK
22 property bypass1;
23 @(posedge if_t.clk) disable iff(if_t.rst)
24 (if_t.bypass_A && if_t.bypass_B && if_t.INPUT_PRIORITY == "A") |> #1 if_t.out == $past(if_t.A, 2) ;
25 endproperty
26
27 property bypass2;
28 @(posedge if_t.clk) disable iff(if_t.rst)
29 (if_t.bypass_A && if_t.bypass_B && if_t.INPUT_PRIORITY == "B") |> #1 if_t.out == $past(if_t.B, 2) ;
30 endproperty
31
32 property bypass3;
33 @(posedge if_t.clk) disable iff(if_t.rst)
34 (if_t.bypass_A && if_t.bypass_B) |> #1 if_t.out == $past(if_t.A, 2) ;
35 endproperty
36
37 property bypass4;
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
26
```


```
File Edit Selection View Go Run Terminal Help ALSU_SHIFT Generate Simulate

.Assertions.vv
1 module Assertions(ALSU_if if_t);
68
69 property OR_RedOp_3;
70   @(posedge if_t.clk) disable iff(if_t.rst)
71   ((if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==OR && if_t.red_op_A && !if_t.red_op_B) |>= ##1
72    (if_t.out == $past(if_t.A, 2)));
73 endproperty
74
75 property OR_RedOp_4;
76   @(posedge if_t.clk) disable iff(if_t.rst)
77   ((if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==OR && if_t.red_op_A && if_t.red_op_B) |>= ##1
78    (if_t.out == $past(if_t.B, 2)));
79 endproperty
80
81 property OR_check;
82   @(posedge if_t.clk) disable iff(if_t.rst)
83   ((if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==OR && if_t.red_op_A && if_t.red_op_B) |>= ##1
84    (if_t.out == $past(if_t.A, 2) | $past(if_t.B, 2)));
85 endproperty
86
87 //-----
88
89 //-----XOR CHECK-----
90
91 property XOR_RedOp_1;
92   @(posedge if_t.clk) disable iff(if_t.rst)
93   ((if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==XOR && if_t.red_op_A && if_t.red_op_B && if_t.INPUT_PRIORITY == "A") |>= ##1
94    (if_t.out == ^$past(if_t.A, 2)));
95 endproperty
96
97 property XOR_RedOp_2;
98   @(posedge if_t.clk) disable iff(if_t.rst)
99   ((if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==XOR && if_t.red_op_A && if_t.red_op_B && if_t.INPUT_PRIORITY == "B") |>= ##1
100    (if_t.out == ^$past(if_t.B, 2)));
101 endproperty
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2
```

```
File Edit Selection View Go Run Terminal Help  ALSU_SHIFT  Generate Simulate

.Assertions.v
.Assertions.v > Assertions > leds
1 module Assertions(ALSU_if if_t);

141
142 //-----multiply CHECK-----//
143
144 property multiply;
145 @(posedge if_t.clk) disable iff(if_t.rst)
146 | (if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==MULT ) |> #1
147 | (if_t.out == $past(if_t.A, 2) * $past(if_t.B, 2) );
148 endproperty
149
150 //-----shift CHECK-----//
151
152
153 //-----shift CHECK-----//
154
155 property shift_right;
156 @(posedge if_t.clk) disable iff(if_t.rst)
157 | (if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==SHIFT && if_t.direction==0 ) |> #1
158 | (if_t.out == ( $past(if_t.serial_in,2) , $past(if_t.out[5:1]) ) );
159 endproperty
160
161 property shift_left;
162 @(posedge if_t.clk) disable iff(if_t.rst)
163 | (if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==SHIFT && if_t.direction==1 ) |> #1
164 | (if_t.out == { $past(if_t.out[4:0]) , $past(if_t.serial_in,2) } );
165 endproperty
166
167 //-----rotate CHECK-----//
168
169 //-----rotate CHECK-----//
170
171 property rotate_right;
172 @(posedge if_t.clk) disable iff(if_t.rst)
173 | (if_t.bypass_A && if_t.bypass_B && !invalid && if_t.opcode==ROTATE && if_t.direction==0 ) |> #1
174 | (if_t.out == { $past(if_t.out[0]) , $past(if_t.out[5:1]) } );
175 endproperty
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
```

2. ALSU design

```
File Edit Selection View Go Run Terminal Help ALSU_SHIFT
ALSU_seq_item.sv ALSU_sequence.sv ALSU_sequencer.sv ALSU.sv x
Generate Simulate
ALSU
1 module ALSU(ALSU_if if_t, shift_reg_if sr_t);
2
3 reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
4 reg signed [1:0] cin_reg;
5 reg [2:0] opcode_reg;
6 reg signed [2:0] A_reg, B_reg;
7 reg signed [5:0] out_next;
8 wire invalid_red_op, invalid_opcode, invalid;
9
10 reg signed [5:0] out_shift_reg;
11
12 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
13 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
14 assign invalid = invalid_red_op | invalid_opcode;
15
16 assign sr_t.serial_in = serial_in_reg;
17 assign sr_t.direction = direction_reg;
18 assign sr_t.mode = opcode_reg[0];
19 assign sr_t.data_in = if_t.out;
20 assign out_shift_reg = sr_t.data_out;
21
22 always @(posedge if_t.clk or posedge if_t.rst) begin
23     if(if_t.rst) begin
24         cin_reg <= 0;
25         red_op_B_reg <= 0;
26         red_op_A_reg <= 0;
27         bypass_B_reg <= 0;
28         bypass_A_reg <= 0;
29         direction_reg <= 0;
30         serial_in_reg <= 0;
31         opcode_reg <= 0;
32         A_reg <= 0;
33         B_reg <= 0;
34     end
35     else begin
36         cin_reg <= if_t.cin;
37         red_op_B_reg <= if_t.red_op_B;
38         red_op_A_reg <= if_t.red_op_A;
39         bypass_B_reg <= if_t.bypass_B;
40         bypass_A_reg <= if_t.bypass_A;
41         direction_reg <= if_t.direction;
42         serial_in_reg <= if_t.serial_in;
43         opcode_reg <= if_t.opcode;
44         A_reg <= if_t.A;
45         B_reg <= if_t.B;
46     end
47 end
48
49 always @(posedge if_t.clk or posedge if_t.rst) begin
50     if(if_t.rst) begin
51         if_t.leds <= 0;
52     end
53     else begin
54         if (invalid)
55             if_t.leds <= ~if_t.leds;
56         else
57             if_t.leds <= 0;
58     end
59 end
60
61 always @(posedge if_t.clk or posedge if_t.rst) begin
62     if(if_t.rst) begin
63         if_t.out <= 0;
64     end
65     else begin
66         if (bypass_A_reg && bypass_B_reg)
67             if_t.out <= (if_t.INPUT_PRIORITY == "A") ? A_reg : B_reg;
68         else if (bypass_A_reg)
69             if_t.out <= A_reg;
70         else if (bypass_B_reg)
71             if_t.out <= B_reg;
72     end
73 end
74 endmodule
```

```
File Edit Selection View Go Run Terminal Help ALSU_SHIFT
ALSU_seq_item.sv ALSU_sequence.sv ALSU_sequencer.sv ALSU.sv
Generate Simulate
ALSU
35 end else begin
36     cin_reg <= if_t.cin;
37     red_op_B_reg <= if_t.red_op_B;
38     red_op_A_reg <= if_t.red_op_A;
39     bypass_B_reg <= if_t.bypass_B;
40     bypass_A_reg <= if_t.bypass_A;
41     direction_reg <= if_t.direction;
42     serial_in_reg <= if_t.serial_in;
43     opcode_reg <= if_t.opcode;
44     A_reg <= if_t.A;
45     B_reg <= if_t.B;
46 end
47 end
48
49 always @(posedge if_t.clk or posedge if_t.rst) begin
50     if(if_t.rst) begin
51         if_t.leds <= 0;
52     end
53     else begin
54         if (invalid)
55             if_t.leds <= ~if_t.leds;
56         else
57             if_t.leds <= 0;
58     end
59 end
60
61 always @(posedge if_t.clk or posedge if_t.rst) begin
62     if(if_t.rst) begin
63         if_t.out <= 0;
64     end
65     else begin
66         if (bypass_A_reg && bypass_B_reg)
67             if_t.out <= (if_t.INPUT_PRIORITY == "A") ? A_reg : B_reg;
68         else if (bypass_A_reg)
69             if_t.out <= A_reg;
70         else if (bypass_B_reg)
71             if_t.out <= B_reg;
72     end
73 end
74 endmodule
```

The image displays two screenshots of a Verilog code editor, showing the implementation of the ALSU agent. The editor interface includes a menu bar (File, Edit, Selection, View, Go, Run, Terminal, Help), a search bar, and a toolbar with icons for Generate, Simulate, and other functions. The code is written in Verilog and is organized into a module named ALSU.

Top Screenshot (Initial Code):


```
1 module ALSU(ALSU_if if_t, shift_reg if sr_t);
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66 else begin
67     if (bypass A_reg && bypass B_reg)
68         if_t.out <= (if_t.INPUT_PRIORITY == "A") ? A_reg : B_reg;
69     else if (bypass A_reg)
70         if_t.out <= A_reg;
71     else if (bypass B_reg)
72         if_t.out <= B_reg;
73     else if (invalid)
74         if_t.out <= 0;
75     else begin
76         case (opcode_reg)
77             3'h0: begin
78                 if (red_op A_reg && red_op B_reg)
79                     if_t.out <= (if_t.INPUT_PRIORITY == "A") ? A_reg : B_reg;
80                 else if (red_op A_reg)
81                     if_t.out <= A_reg;
82                 else if (red_op B_reg)
83                     if_t.out <= B_reg;
84                 else
85                     if_t.out <= A_reg | B_reg;
86             end
87             3'h1: begin
88                 if (red_op A_reg && red_op B_reg)
89                     if_t.out <= (if_t.INPUT_PRIORITY == "A") ? ^A_reg : ^B_reg;
90                 else if (red_op A_reg)
91                     if_t.out <= ^A_reg;
92                 else if (red_op B_reg)
93                     if_t.out <= ^B_reg;
94                 else
95                     if_t.out <= A_reg ^ B_reg;
96             end
97             3'h2: begin
98                 if (if_t.FULL_ADDER == "ON")
99                     if_t.out <= A_reg + B_reg + cin_reg;
100                 else if (if_t.FULL_ADDER == "OFF")
101                     if_t.out <= A_reg + B_reg;
```

Bottom Screenshot (Completed Code):


```
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119 endmodule
```

The code defines the ALSU agent's behavior based on the opcode (3'h0, 3'h1, 3'h2) and the current state of the registers (A_reg, B_reg, cin_reg). It handles bypass conditions, invalid operations, and various arithmetic and logical operations (AND, OR, XOR, addition, subtraction, etc.). The output of the agent is stored in the if_t.out register.

3. ALSU_agent



4. ALSU_config_object



5. ALSU_coverage

The screenshot shows the Visual Studio Code editor interface with the following details:

- Menu Bar:** File, Edit, Selection, View, Go Run, Terminal, Help.
- Toolbar:** Includes icons for Explorer, Search, Source Control, Run and Debug, Extensions, Output, and Settings.
- Editor Tabs:** _Assertions.sv, ALSU_agent.sv, ALSU_config_objects.v, **ALSU_coverage.sv**.
- Main Editor Content:**

```
// ALSU_coverage.sv > {} ALSU_coverage_pkg
1 package ALSU_coverage_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import ALSU_seq_item_pkg::*;
5 import constant_enums::*;
6
7 class ALSU_coverage extends uvm_component;
8     `uvm_component_utils(ALSU_coverage);
9
10    seq_item item;
11    uvm_analysis_export #(seq_item) cov_ep;
12    uvm_tlm_analysis_fifo #(seq_item) cov_fifo;
13
14    covergroup cvr_bp;
15
16    CIN:coverpoint item.cin{
17        bins CIN0={0};
18        bins CIN1={1};
19        option.weight=0;
20    }
21
22    red_op_A:coverpoint item.red_op_A{
23        bins red_op_A0={0};
24        bins red_op_A1={1};
25        option.weight=0;
26    }
27
28    red_op_B:coverpoint item.red_op_B{
29        bins red_op_B0={0};
30        bins red_op_B1={1};
31        option.weight=0;
32    }
33
34    bypass_A:coverpoint item.bypass_A{
35        bins bypass_A0={0};
36        bins bypass_A1={1};
37        option.weight=0;
38    }
39
40    bypass_B:coverpoint item.bypass_B{
```
- Right Side Panel:** Shows the project hierarchy under 'ALSU_co_...'. It lists various files like ALSU_agent.sv, ALSU_config_objects.v, and ALSU_coverage.sv, along with their respective components and modules.
- Status Bar:** Displays 'SystemVerilog: 7823 indexed objects'.
- Bottom Right:** A watermark for 'Activate Windows' is visible, stating 'Go to Settings to activate Windows.'

The image shows a screenshot of a SystemVerilog code editor. The main window displays the file `ALSU_coverage.sv` with the following code:

```
1 package ALSU_coverage_pkg;  
7 class ALSU_coverage extends uvm_component;  
  
37     bypass_B:coverpoint item.bypass_B{  
38         bins bypass_B0={0};  
39         bins bypass_B1={1};  
40         option.weight=0;  
41     }  
42     direction:coverpoint item.direction{  
43         bins direction0={0};  
44         bins direction1={1};  
45         option.weight=0;  
46     }  
47     serial_in:coverpoint item.serial_in{  
48         bins serial_in0={0};  
49         bins serial_in1={1};  
50         option.weight=0;  
51     }  
52  
53  
54     Special:coverpoint item.opcode{  
55         option.weight=0;  
56         bins operations[]={OR:ROTATE};  
57     }  
58     CB1:coverpoint item.A{  
59         bins A_data_0={0};  
60         bins A_data_max={MAXPOS};  
61         bins A_data_min={MAXNEG};  
62         bins A_data_walkingones[] = {3'b001,3'b010,3'b100} iff (item.red_op_A);  
63         bins A_data_default=default;  
64     }  
65     CB2:coverpoint item.B{  
66         bins B_data_0={0};  
67         bins B_data_max={MAXPOS};  
68         bins B_data_min={MAXNEG};  
69         bins B_data_walkingones[] = {3'b001,3'b010,3'b100} iff (item.red_op_B);  
70         bins B_data_default=default;  
71     }  
72 }
```

The editor interface includes a top menu bar with File, Edit, Selection, View, Run, Run Terminal, Help, and a toolbar with icons for saving, undo, redo, and other editing functions. On the left, there is a sidebar with icons for a file explorer, search, and other development tools. On the right, a panel shows the project structure with a tree view of files and folders. The bottom status bar displays the current line and column (Ln 145, Col 14), the file encoding (UTF-8), and the line endings (CRLF). A watermark for "SystemVerilog" is visible in the bottom right corner.

```
File Edit Selection View Go Run Terminal Help ALSU_SHIFT
ALSU_coverage.v
ALSU_coverage_pkg
package ALSU_coverage_pkg;
class ALSU_coverage extends uvm_component;
7
    A_Mi:coverpoint item.opcode{
        bins Bins_arith[] = (ADD,MULT);
    }
    CB3:coverpoint item.opcode{
        bins Bins_shift[] = (SHIFT,ROTATE);
        bins Bins_arith[] = (ADD,MULT);
        bins Bins_bitwise[] = (OR,XOR);
        illegal bins Bins_invalid = (INVALID6,INVALID7);
        bins Bins_trans = (OR->XOR->ADD->MULT->SHIFT->ROTATE);
    }
    //1
    corner_case:cross A_M,CB2,CB1{
        ignore_bins walkingA=binsof(CB1.A_data_walkingones) ;
        ignore_bins walkingB=binsof(CB2.B_data_walkingones) ;
    }
    //2
    Addition:cross CIN,special{
        option.cross_auto_bin_max=0;
        bins Add_cin0=binsof(special) intersect (ADD) && binsof(CIN.CIN0) ;
        bins Add_cin1=binsof(special) intersect (ADD) && binsof(CIN.CIN1) ;
    }
    //3
    shift:cross special,serial_in{
        option.cross_auto_bin_max=0;
        bins shift_sio=binsof(special) intersect (SHIFT) && binsof(serial_in.serial_in0) ;
        bins shift_s1i=binsof(special) intersect (SHIFT) && binsof(serial_in.serial_in0) ;
    }
    //4
    shift_rotate:cross CB3,direction{
        option.cross_auto_bin_max=0;
        bins shu_rot_d0=binsof(CB3.Bins_shift) && binsof(direction.direction0) ;
        bins shu_rot_d1=binsof(CB3.Bins_shift) && binsof(direction.direction1) ;
    }
    //5
    walkingones:cross CB3,CB2,CB1{
        option.cross_auto_bin_max=0;
        bins arithA=binsof(CB3.Bins_bitwise) && binsof(CB2.B_data_0) && binsof(CB1.A_data_walkingones) ;
        bins arithB=binsof(CB3.Bins_bitwise) && binsof(CB1.A_data_0) && binsof(CB2.B_data_walkingones) ;
    }
    invalidation:cross red_op_A,red_op_B,special{
        option.cross_auto_bin_max=0;
        bins RopA_notXor=binsof(special) intersect ([ADD:ROTATE]) && binsof(red_op_A.red_op_A1) ;
        bins RopB_notXor=binsof(special) intersect ([ADD:ROTATE]) && binsof(red_op_B.red_op_B1) ;
    }
endgroup

function new(string name = "coverage",uvm_component parent=null);
    super.new(name,parent);
    cvr_gp=new();
endfunction

function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    cov_fifo=new("fifo",this);
    cov_gp=new("cov_export",this);
endfunction

function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    cov_gp.connect(cov_fifo.analysis_export);
endfunction

task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever begin
        cov_fifo.get(item);
        cvr_gp.sample();
    end
endtask
endclass
endpackage
```


```
File Edit Selection View Go Run Terminal Help ALSU_SHIFT
ALSU_coverage.v
ALSU_coverage_pkg
package ALSU_coverage_pkg;
class ALSU_coverage extends uvm_component;
7
    A_Mi:coverpoint item.opcode{
        bins Bins_arith[] = (ADD,MULT);
    }
    CB3:coverpoint item.opcode{
        bins Bins_shift[] = (SHIFT,ROTATE);
        bins Bins_arith[] = (ADD,MULT);
        bins Bins_bitwise[] = (OR,XOR);
        illegal bins Bins_invalid = (INVALID6,INVALID7);
        bins Bins_trans = (OR->XOR->ADD->MULT->SHIFT->ROTATE);
    }
    //1
    corner_case:cross A_M,CB2,CB1{
        option.ignore_bins walkingA=binsof(CB1.A_data_walkingones) ;
        option.ignore_bins walkingB=binsof(CB2.B_data_walkingones) ;
    }
    //2
    Addition:cross CIN,special{
        option.cross_auto_bin_max=0;
        bins Add_cin0=binsof(special) intersect (ADD) && binsof(CIN.CIN0) ;
        bins Add_cin1=binsof(special) intersect (ADD) && binsof(CIN.CIN1) ;
    }
    //3
    shift:cross special,serial_in{
        option.cross_auto_bin_max=0;
        bins shift_sio=binsof(special) intersect (SHIFT) && binsof(serial_in.serial_in0) ;
        bins shift_s1i=binsof(special) intersect (SHIFT) && binsof(serial_in.serial_in0) ;
    }
    //4
    shift_rotate:cross CB3,direction{
        option.cross_auto_bin_max=0;
        bins shu_rot_d0=binsof(CB3.Bins_shift) && binsof(direction.direction0) ;
        bins shu_rot_d1=binsof(CB3.Bins_shift) && binsof(direction.direction1) ;
    }
    //5
    walkingones:cross CB3,CB2,CB1{
        option.cross_auto_bin_max=0;
        bins arithA=binsof(CB3.Bins_bitwise) && binsof(CB2.B_data_0) && binsof(CB1.A_data_walkingones) ;
        bins arithB=binsof(CB3.Bins_bitwise) && binsof(CB1.A_data_0) && binsof(CB2.B_data_walkingones) ;
    }
    invalidation:cross red_op_A,red_op_B,special{
        option.cross_auto_bin_max=0;
        bins RopA_notXor=binsof(special) intersect ([ADD:ROTATE]) && binsof(red_op_A.red_op_A1) ;
        bins RopB_notXor=binsof(special) intersect ([ADD:ROTATE]) && binsof(red_op_B.red_op_B1) ;
    }
endgroup

function new(string name = "coverage",uvm_component parent=null);
    super.new(name,parent);
    cvr_gp=new();
endfunction


function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    cov_fifo=new("fifo",this);
    cov_gp=new("cov_export",this);
endfunction

function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    cov_gp.connect(cov_fifo.analysis_export);
endfunction


task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever begin
        cov_fifo.get(item);
        cvr_gp.sample();
    end
endtask
endclass
endpackage
```




6. ALSU_driver




7. ALSU_env




8. ALSU_if



9. ALSU_monitor



10. ALSU_shared_package



11. ALSU_seq_item

```

File Edit Selection View Go Run Terminal Help
ALSU_SHIFT
ALSU_seq_item.sv
1 package ALSU_seq_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import constant_enums::*;
5
6 class seq_item extends uvm_sequence_item;
7     `uvm_object_utils(seq_item);
8     rand bit clk, rst, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
9     rand logic cin;
10    rand logic [2:0] opcode;
11    rand bit signed [2:0] A, B;
12    bit signed [5:0] out;
13    bit [15:0] leds;
14
15    bit [2:0] ones_number={3'b001,3'b010,3'b100};
16    rand bit [2:0] found,notfound;
17    rand corner_state e a_state;
18    rand bit [2:0] rem_numbers;
19    rand opcode e arr[6];
20    function new(string name = "seq_item");
21        super.new(name);
22    endfunction
23
24    function string convert2string();
25        return $formatf("%s reset =%0b cin=%0b ,red_op_A=%0b ,red_op_B=%0b ,bypass_A=%0b ,bypass_B=%0b ,
26            direction=%0b ,serial_in=%0b ,opcode=%0b ,A=%0b,B=%0b ,out =%0b,leds=%0b ",
27            super.convert2string(),rst,cin,red_op_A,red_op_B,bypass_A,bypass_B,direction,serial_in,opcode,A,B,out,leds);
28    endfunction
29
30    function string convert2string_stimulus();
31        return $formatf("%s reset =%0b cin=%0b ,red_op_A=%0b ,red_op_B=%0b ,bypass_A=%0b ,bypass_B=%0b ,
32            direction=%0b ,serial_in=%0b ,opcode=%0b ,A=%0b,B=%0b ",
33            super.convert2string(),rst,cin,red_op_A,red_op_B,bypass_A,bypass_B,direction,serial_in,opcode,A,B);
34    endfunction
35
36    constraint x {
37        rem_numbers!= MAXPOS||MAXNEG||ZERO;

```

```

File Edit Selection View Go Run Terminal Help
ALSU_SHIFT
ALSU_seq_item.sv
6 class seq_item extends uvm_sequence_item;
36    constraint x {
37        rem_numbers!= MAXPOS||MAXNEG||ZERO;
38        rst dist {1:=5 , 0:=95};
39
40        found inside {ones_number};
41        !(!notfound inside {ones_number});
42
43        if (opcode ==ADD || opcode== MULT){
44            A dist {a_state:=80,rem_numbers:=20};
45            B dist {a_state:=80,rem_numbers:=20};
46        }
47        if (opcode ==OR || opcode== XOR ){
48            if(red_op_A){
49                A dist {found:=80,notfound:=20};
50                B==3'b000;
51            }
52            else if (red_op_B){
53                B dist {found:=80,notfound:=20};
54                A==3'b000;
55            }
56        }
57
58        opcode dist {[OR:ROTATE]:=80,[INVALID6:INVALID7]};
59
60        bypass_A dist {0:=90,1:=10};
61        bypass_B dist {0:=90,1:=10};
62    }
63
64    constraint y{
65        unique(arr);
66        foreach(arr[i])
67            arr[i] inside {[OR:ROTATE]};
68    }
69 endclass
70 endpackage

```

12. ALSU_sequence

```
File Edit Selection View Go Run Terminal Help ALSU_SHIFT
ALSU_seq_item.v ALSU_sequence.v x
ALSU_sequence.v > ...
1 package ALSU_sequence_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import ALSU_seq_item_pkg::*;
5
6 class reset_sequence extends uvm_sequence #(seq_item);
7     `uvm_object_utils(reset_sequence);
8
9     function new(string name = "reset_sequence");
10         super.new(name);
11     endfunction
12
13     task body();
14         seq_item item;
15         item = seq_item::type_id::create("sequence reset");
16         start_item(item);
17         item.rst = 1;
18         finish_item(item);
19     endtask
20 endclass //ALSU_if
21
22 class main_sequence extends uvm_sequence #(seq_item);
23     `uvm_object_utils(main_sequence);
24
25     function new(string name = "main_sequence", uvm_component parent = null);
26         super.new(name);
27     endfunction
28
29     task body();
30
31         repeat(20000) begin
32             seq_item item;
33             item = seq_item::type_id::create("sequence");
34             item.constraint_mode(0);
35             item.x.constraint_mode(1);
36             start_item(item);
37             assert(item.randomize());
38         end
39     endtask
40 endclass
```

Activate Windows
Go to Settings to activate Windows.

Ln 1, Col 1 Spaces: 4 UTF-8 CRLF SystemVerilog File not synthesizable

```
File Edit Selection View Go Run Terminal Help ALSU_SHIFT
ALSU_seq_item.v ALSU_sequence.v
ALSU_sequence.v > {} ALSU_sequence_pkg > main_sequence
1 package ALSU_sequence_pkg;
22 class main_sequence extends uvm_sequence #(seq_item);
28
29     task body();
30
31         repeat(20000) begin
32             seq_item item;
33             item = seq_item::type_id::create("sequence");
34             item.constraint_mode(0);
35             item.x.constraint_mode(1);
36             start_item(item);
37             assert(item.randomize());
38             finish_item(item);
39         end
40     endtask
41 endclass
42
43 class second_sequence extends uvm_sequence #(seq_item);
44     `uvm_object_utils(second_sequence);
45
46     function new(string name = "second_sequence", uvm_component parent = null);
47         super.new(name);
48     endfunction
49
50     task body();
51
52         for(int i=0; i<5000; i++) begin
53             seq_item item;
54             item = seq_item::type_id::create("sequence");
55             item.constraint_mode(0);
56             item.y.constraint_mode(1);
57
58             item.rst = 0; item.bypass_A = 0; item.bypass_B = 0; item.red_op_A = 0; item.red_op_B = 0;
59             item.rst.rand_mode(0); item.bypass_A.rand_mode(0); item.bypass_B.rand_mode(0); item.red_op_A.rand_mode(0);
60             item.red_op_B.rand_mode(0);
61             assert(item.randomize());
62         end
63     endtask
64 endclass
```

Activate Windows
Go to Settings to activate Windows.


Ln 29, Col 21 Spaces: 4 UTF-8 CRLF SystemVerilog It's a bit lonely here

```
1 package ALSU_sequence_pkg;
2 class second_sequence extends uvm_sequence #(seq_item);
3   uvm_object_utils(second_sequence);
4
5   function new(string name="second_sequence",uvm_component parent=null);
6     super.new(name);
7   endfunction
8
9   task body();
10
11     for(int i=0;i<5000;i++)begin
12       seq_item item;
13       item=seq_item::type_id::create("sequence");
14       item.constraint_mode(0);
15       item.y.constraint_mode(1);
16
17       item.rst=0;item.bypass_A=0;item.bypass_B=0;item.red_op_A=0;item.red_op_B=0;
18       item.rst.rand_mode(0);item.bypass_A.rand_mode(0);item.bypass_B.rand_mode(0);item.red_op_A.rand_mode(0);
19       item.red_op_B.rand_mode(0);
20       assert(item.randomize());
21       foreach(item.arr[j])begin
22         start_item(item);
23         item.opcode=item.arr[j];
24         finish_item(item);
25       end
26     end
27   endtask
28 endclass
29
30 endpackage
```

13. ALSU_sequencer

```
1 package ALSU_sequence_pkg;
2 class second_sequence extends uvm_sequence #(seq_item);
3   uvm_object_utils(second_sequence);
4
5   function new(string name="second_sequence",uvm_component parent=null);
6     super.new(name);
7   endfunction
8
9   task body();
10
11     for(int i=0;i<5000;i++)begin
12       seq_item item;
13       item=seq_item::type_id::create("sequence");
14       item.constraint_mode(0);
15       item.y.constraint_mode(1);
16
17       item.rst=0;item.bypass_A=0;item.bypass_B=0;item.red_op_A=0;item.red_op_B=0;
18       item.rst.rand_mode(0);item.bypass_A.rand_mode(0);item.bypass_B.rand_mode(0);item.red_op_A.rand_mode(0);
19       item.red_op_B.rand_mode(0);
20       assert(item.randomize());
21       foreach(item.arr[j])begin
22         start_item(item);
23         item.opcode=item.arr[j];
24         finish_item(item);
25       end
26     end
27   endtask
28 endclass
29
30 endpackage
```

14. shift_reg_design




The screenshot shows a code editor window with the title "ALSU_SHIFT". The editor contains three tabs: "shift_reg_agent.sv", "shift_coverage.sv", and "shift_reg.sv". The "shift_reg.sv" tab is active, displaying the following SystemVerilog code:

```
1 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: Shift register Design
6 //
7 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
8 module shift_reg (shift_reg_if if_t);
9
10
11 always @(*) begin
12
13     if (if_t.mode) // rotate
14         if (if_t.direction) // left
15             if_t.dataout <= {if_t.datain[4:0], if_t.datain[5]};
16         else
17             if_t.dataout <= {if_t.datain[0], if_t.datain[5:1]};
18         else // shift
19             if (if_t.direction) // left
20                 if_t.dataout <= {if_t.datain[4:0], if_t.serial_in};
21             else
22                 if_t.dataout <= {if_t.serial_in, if_t.datain[5:1]};
23         end
24 endmodule
```


The code defines a module "shift_reg" that implements a shift register. It takes an interface "shift_reg_if" as input. The module is always triggered by a change in the input. It implements two modes: "rotate" and "shift". In "rotate" mode, it shifts the data in the register by one position. In "shift" mode, it shifts the data in the register by one position, with the serial input being shifted into the register.

At the bottom of the editor, there is a status bar showing "master*", "0 0 0", "SystemVerilog: 7693 indexed objects", "Ln 1, Col 1", "Spaces: 3", "UTF-8", "CRLF", "Verilog", and "File not synthesizable".

15. shift_reg_agent



16. shift_reg_coverage



17. shift_reg_driver

```

1 package shift_driver_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import shift_seq_item_pkg::*;
6
7 class shift_reg_driver extends uvm_driver #(seq_item);
8     uvm_component_utils(shift_reg_driver);
9     virtual shift_reg_if vif;
10    seq_item itm;
11
12    function new(string name = "shift_reg_driver", uvm_component parent = null);
13        super.new(name,parent);
14    endfunction
15
16    task run_phase(uvm_phase phase);
17        super.run_phase(phase);
18
19        forever begin
20            itm=seq_item::type_id::create("item_send");
21            seq_item_port.get_next_item(itm);
22            vif.serial_in=itm.serial_in;
23            vif.direction=itm.direction;
24            vif.mode=itm.mode;
25            vif.datain=itm.datain;
26            #2;
27
28            seq_item_port.item_done();
29            `uvm_info("run_phase",itm.convert2string(),UVM_HIGH);
30
31        end
32    endtask
33 endclass
34 endpackage

```

Activate Windows
Go to Settings to activate Windows.

Ln 1, Col 1 Spaces: 4 UTF-8 CRLF SystemVerilog File not synthesizable

18. Shift_env

```

1 |
2
3 package shift_env_pkg;
4 import uvm_pkg::*;
5 `include "uvm_macros.svh"
6 import shift_scoreboard_pkg::*;
7 import shift_coverage_pkg::*;
8 import shift_agent_pkg::*;
9
10 class shift_reg_env extends uvm_component ;
11     uvm_component_utils(shift_reg_env);
12     shift_reg_sb sb;
13     shift_reg_cov cov;
14     shift_reg_agent agent;
15
16     function new(string name = "shift_reg_env", uvm_component parent = null);
17         super.new(name,parent);
18     endfunction
19
20     function void build_phase(uvm_phase phase);
21         super.build_phase(phase);
22         sb=shift_reg_sb::type_id::create("scoreboard",this);
23         cov=shift_reg_cov::type_id::create("coverage collector",this);
24         agent=shift_reg_agent::type_id::create("Agent",this);
25     endfunction
26
27     function void connect_phase(uvm_phase phase);
28         super.connect_phase(phase);
29         agent.agt_p.connect(sb.sb_export);
30         agent.agt_p.connect(cov.cov_export);
31     endfunction
32 endclass
33 endpackage
34

```

Activate Windows
Go to Settings to activate Windows.

Ln 1, Col 1 Spaces: 4 UTF-8 CRLF SystemVerilog File not synthesizable

19. shift_monitor

```
1 package shift_monitor_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import shift_seq_item_pkg::*;
6
7 class shift_reg_monitor extends uvm_monitor;
8     uvm_component_utils(shift_reg_monitor);
9     virtual shift_reg_if vif;
10    seq_item itm;
11    uvm_analysis_port #(seq_item) mon_p;
12
13    function new(string name = "shift_reg_monitor", uvm_component parent = null);
14        super.new(name,parent);
15    endfunction
16
17    function void build_phase(uvm_phase phase);
18        super.build_phase(phase);
19        mon_p=new("shift monitor port",this);
20    endfunction
21
22    task run_phase(uvm_phase phase);
23        super.run_phase(phase);
24        forever begin
25            itm=seq_item::type_id::create("items recived");
26            #6;
27            itm.serial_in=vif.serial_in;
28            itm.direction=vif.direction;
29            itm.mode=vif.mode;
30            itm.datain=vif.datain;
31            mon_p.write(itm);
32            "uvm_info(\"run_phase\",itm.convert2string(),UVM_HIGH);
33        end
34    endtask
35 endclass
36 endpackage
```


20. shift_reg_if

```
1 interface shift_reg_if ();
2
3     logic serial_in, direction, mode;
4     logic [5:0] datain, dataout;
5 endinterface : shift_reg_if
```

21. shift_scoreboard


```
1 package shift_scoreboard_pkg;
2
3 import uvm_pkg::*;
4 `include "uvm_macros.svh"
5 import shift_seq_item_pkg::*;
6
7 class shift_reg_sb extends uvm_scoreboard;
8     `uvm_component_utils(shift_reg_sb);
9
10     seq_item itm;
11     logic [5:0] dataout_ref;
12     int error, correct;
13     uvm_analysis_export #(seq_item) sb_export;
14     uvm_tlm_analysis_fifo #(seq_item) sb_fifo;
15     function new(string name = "shift_reg_sb", uvm_component parent = null);
16         super.new(name, parent);
17     endfunction
18
19     function void build_phase(uvm_phase phase);
20         super.build_phase(phase);
21         sb_export = new("sb_export", this);
22         sb_fifo = new("sb_fifo", this);
23     endfunction
24
25     function void connect_phase(uvm_phase phase);
26         super.connect_phase(phase);
27         sb_export.connect(sb_fifo.analysis_export);
28     endfunction
29
30     task run_phase(uvm_phase phase);
31         super.run_phase(phase);
32         forever begin
33             sb_fifo.get(itm);
34             reference_model(itm);
35             if(itm.dataout != dataout_ref)begin
36                 `uvm_error("run_phase", $sformatf("Trascaion recieved is %s and data_out ref =%0d", itm.convert2string(), dataout_ref));
37                 error++;
38             end
39             else correct++;
40         end
41     endtask
42
43     task reference_model(seq_item itms);
44         if (itms.mode) // rotate
45             if (itms.direction) // left
46                 dataout_ref = {itms.datain[4:0], itms.datain[5]};
47             else
48                 dataout_ref = {itms.datain[0], itms.datain[5:1]};
49             else // shift
50                 if (itms.direction) // left
51                     dataout_ref = {itms.datain[4:0], itms.serial_in};
52                 else
53                     dataout_ref = {itms.serial_in, itms.datain[5:1]};
54             endtask
55
56     function void report_phase (uvm_phase phase);
57         super.report_phase(phase);
58         `uvm_info("report_phase", $sformatf("cases passed %0d, failed cases %0d", correct, error), UVM_MEDIUM);
59     endfunction
60 endclass
61 endpackage
```

22. shift_seq_item




```
1 |
2 | package shift_seq_item_pkg;
3 | import uvm_pkg::*;
4 | `include "uvm_macros.svh"
5 |
6 | class seq_item extends uvm_sequence_item ;
7 |     `uvm_object_utils(seq_item);
8 |
9 |     function new(string name = "shift_reg_sequence_item");
10 |         super.new(name);
11 |     endfunction
12 |
13 |     rand logic reset;
14 |     rand logic serial_in, direction, mode;
15 |     rand logic [5:0] datain ;
16 |     logic [5:0] dataout;
17 |
18 |     function string convert2string();
19 |         return $formatf("%s reset=%0b serial_in=%0b ,direction=%0b ,mode=%0b ,datain=%0b ,dataout=%0b ",
20 |             super.convert2string(),reset,serial_in,direction,mode,datain,dataout);
21 |     endfunction
22 |
23 |     function string convert2string_stimulus();
24 |         return $formatf("%s reset=%0b serial_in=%0b ,direction=%0b ,mode=%0b ,datain=%0b ", super.convert2string(),reset,serial_in,direction,mode,datain);
25 |     endfunction
26 |
27 |     constraint x{
28 |         reset dist {1:=95 ,0 :=5};
29 |     }
30 |
31 |
32 | endclass
33 | endpackage
34 |
```

23. shift_sequence




```
1 |
2 | package shift_sequence_pkg;
3 | import uvm_pkg::*;
4 | `include "uvm_macros.svh"
5 | import shift_seq_item_pkg::*;
6 |
7 | class shift_reg_sequence extends uvm_sequence #(seq_item);
8 |     `uvm_object_utils(shift_reg_sequence);
9 |     seq_item sq;
10 |     function new(string name = "shift_reg_sequence");
11 |         super.new(name);
12 |     endfunction
13 |
14 |     task body();
15 |         repeat(100)begin
16 |             sq=seq_item::type_id::create("sequence") ;
17 |             start_item(sq);
18 |             assert(sq.randomize());
19 |             finish_item(sq);
20 |         end
21 |     endtask
22 |
23 |
24 | endclass
25 | endpackage
26 |
27 |
28 |
29 |
```


24. shift_sequencer



25. test




26. top





```
1 import uvm_pkg::*;
2 `include "uvm_macros.svh"
3 import test_pkg::*;
4
5 module top();
6 bit clk=0;
7 always #5 clk=1clk;
8
9 ALSU_if if_t(clk);
10 shift_reg_if sr_t();
11 shift_reg sr(sr_t);
12 ALSU DUT (if_t,sr_t);
13
14 bind ALSU Assertions AS(if_t);
15
16 initial begin
17     uvm_config_db #(virtual ALSU_if)::set(null,"", "ALSU_K",if_t);
18     uvm_config_db #(virtual shift_reg_if)::set(null,"", "SHIFT_K",sr_t);
19     run_test("ALSU_test");
20 end
21
22 endmodule
23
24 |
```

Do file



```
1 vlib work
2 vlog *v +cover -covercells
3 vsim -voptargs=-racc work.top -classdebug -uvmcontrol=all -cover
4
5 add wave -position insertpoint sim:/top/if_t/*
6 add wave -position insertpoint sim:/top/sr_t/*
7 coverage save Top_tb.ucdb -onexit
8 run -all
9
10
```

Waveform



coverage_report - Notepad				
File Edit Format View Help				
Assertion Coverage: 24 20 4 83.33%				
Assertions				
Name	File(Line)	Failure Count	Pass Count	
/top/DUT/AS/rst_check	Assertions.sv(9)	0	1	
/top/DUT/AS/leds_check	Assertions.sv(185)	0	1	
/top/DUT/AS/bypass1_check	Assertions.sv(187)	0	1	
/top/DUT/AS/bypass2_check	Assertions.sv(188)	0	0	
/top/DUT/AS/bypass3_check	Assertions.sv(189)	0	1	
/top/DUT/AS/bypass4_check	Assertions.sv(190)	0	1	
/top/DUT/AS/INVALID_check	Assertions.sv(193)	0	1	
/top/DUT/AS/OR1_check	Assertions.sv(199)	0	1	
/top/DUT/AS/OR2_check	Assertions.sv(200)	0	0	
/top/DUT/AS/OR3_check	Assertions.sv(201)	0	1	
/top/DUT/AS/OR4_check	Assertions.sv(202)	0	1	
/top/DUT/AS/OR5_check	Assertions.sv(203)	0	1	
/top/DUT/AS/XOR1_check	Assertions.sv(207)	0	1	
/top/DUT/AS/XOR2_check	Assertions.sv(208)	0	0	
/top/DUT/AS/XOR3_check	Assertions.sv(209)	0	1	
/top/DUT/AS/XOR4_check	Assertions.sv(210)	0	1	
/top/DUT/AS/XOR5_check	Assertions.sv(211)	0	1	
/top/DUT/AS/FullADD_check	Assertions.sv(215)	0	1	
Ln 43, Col 17 100% Windows (CRLF) UTF-8				
coverage_report - Notepad				
File Edit Format View Help				
/top/DUT/AS/XOR1_check	Assertions.sv(203)	0	1	
/top/DUT/AS/XOR2_check	Assertions.sv(207)	0	1	
/top/DUT/AS/XOR3_check	Assertions.sv(208)	0	0	
/top/DUT/AS/XOR4_check	Assertions.sv(209)	0	1	
/top/DUT/AS/XOR5_check	Assertions.sv(210)	0	1	
/top/DUT/AS/FullADD_check	Assertions.sv(211)	0	1	
/top/DUT/AS/FullADD_check	Assertions.sv(215)	0	1	
/top/DUT/AS/halfADD_check	Assertions.sv(216)	0	0	
/top/DUT/AS/MULT_check	Assertions.sv(220)	0	1	
/top/DUT/AS/shift_R_check	Assertions.sv(224)	0	1	
/top/DUT/AS/shift_L_check	Assertions.sv(225)	0	1	
/top/DUT/AS/rotate_R_check	Assertions.sv(229)	0	1	
/top/DUT/AS/rotate_L_check	Assertions.sv(230)	0	1	
Branch Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage
Branches	2	2	0	100.00%
=====Branch Details=====				
Branch Coverage for instance /top/DUT/AS				
Line	Item	Count	Source	
File	_Assertions.sv			
8	1	44680	Count coming in to IF	
8		1648		
		42952	All False Count	
Branch totals: 2 hits of 2 branches = 100.00%				
Ln 160, Col 51 100% Windows (CRLF) UTF-8				

coverage_report - Notepad

File Edit Format View Help

Expression Coverage:
Enabled Coverage

Expressions 5 5 0 100.00%

=====Expression Details=====

Expression Coverage for instance /top/DUT/AS --

File _Assertions.sv

-----Focused Expression View-----
Line 5 Item 1 (((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) || ((if_t.opcode > 1) && (if_t.red_op_A | if_t.red_op_B)))
Expression totals: 5 of 5 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
(if_t.opcode == INVALID6)	Y		
(if_t.opcode == INVALID7)	Y		
(if_t.opcode > 1)	Y		
if_t.red_op_A	Y		
if_t.red_op_B	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	(if_t.opcode == INVALID6)_0	~((if_t.opcode > 1) && (if_t.red_op_A if_t.red_op_B)) && ~(if_t.opcode == INVALID7))
Row 2:	1	(if_t.opcode == INVALID6)_1	-
Row 3:	1	(if_t.opcode == INVALID7)_0	~((if_t.opcode > 1) && (if_t.red_op_A if_t.red_op_B)) && ~(if_t.opcode == INVALID6)
Row 4:	1	(if_t.opcode == INVALID7)_1	~(if_t.opcode == INVALID6)
Row 5:	1	(if_t.opcode > 1)_0	~((if_t.opcode == INVALID6) (if_t.opcode == INVALID7))
Row 6:	1	(if_t.opcode > 1)_1	~((if_t.opcode == INVALID6) (if_t.opcode == INVALID7)) && (if_t.red_op_A if_t.red_op_B)
Row 7:	1	if_t.red_op_A_0	~((if_t.opcode == INVALID6) (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_B
Row 8:	1	if_t.red_op_A_1	~((if_t.opcode == INVALID6) (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_B
Row 9:	1	if_t.red_op_B_0	~((if_t.opcode == INVALID6) (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_A
Row 10:	1	if_t.red_op_B_1	~((if_t.opcode == INVALID6) (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_A

Statement Coverage:
Enabled Coverage

Statements 2 2 0 100.00%

=====Statement Details=====

Ln 160, Col 51 100% Windows (CRLF) UTF-8

coverage_report - Notepad

File Edit Format View Help

Row 10: 1 if_t.red_op_B_1 ~((if_t.opcode == INVALID6) || (if_t.opcode == INVALID7)) && (if_t.opcode > 1) && ~if_t.red_op_A

Statement Coverage:
Enabled Coverage

Statements 2 2 0 100.00%

=====Statement Details=====

Statement Coverage for instance /top/DUT/AS --

Line	Item	Count	Source
File _Assertions.sv			
5	1	48005	
7	1	44600	

Toggle Coverage:
Enabled Coverage

Toggles 2 2 0 100.00%

=====Toggle Details=====

Toggle Coverage for instance /top/DUT/AS --

Node	1H->0L	0L->1H	Coverage
invalid	1	1	100.00

Total Node Count = 1
Toggled Node Count = 1
Untoggled Node Count = 0

Toggle Coverage = 100.00% (2 of 2 bins)

==== Instance: /top/DUT
==== Design Unit: work.ALSU
=====

Branch Coverage:
Enabled Coverage

Bins Hits Misses Coverage

Ln 160, Col 51 100% Windows (CRLF) UTF-8

Activate Windows
Go to Settings to activate Windows.

Assertions													
File Edit View Add Bookmarks Window Help													
Assertions													
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
▲ /JLSU_sequence_pkg:main_sequence:body/#ubk#378772...	Immediate	SVA	on	0	1	-	-	-	-	-	0 off	assert(!randomize(...))	✓
▲ /JLSU_sequence_pkg:second_sequence:body/#anonbk#3...	Immediate	SVA	on	0	1	-	-	-	-	-	0 off	assert(!randomize(...))	✓
▲ /top/DUT/AS/leds_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((invalid)>1) != 1) if_t.le...	✓
▲ /top/DUT/AS/bypass1_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t.by...	✓
▲ /top/DUT/AS/bypass2_check	Concurrent	SVA	on	0	0	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t.by...	✓
▲ /top/DUT/AS/bypass3_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t.b...	✓
▲ /top/DUT/AS/bypass4_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t.b...	✓
▲ /top/DUT/AS/INVALID_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO1_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO2_check	Concurrent	SVA	on	0	0	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO3_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO4_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO5_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO6_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO7_check	Concurrent	SVA	on	0	0	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO8_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO9_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO10_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO11_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO12_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO13_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO14_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO15_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO16_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO17_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO18_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO19_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓
▲ /top/DUT/AS/IO20_check	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	0 off	assert(!@posedge if_t.clk) disable iff (f_t.rst) (((if_t.bypass_A&&f_t...	✓

Cvr

Fsm

```
coverage_report - Notepad
File Edit Format View Help
Coverage Report by instance with details
=====
=== Instance: /top/if_t
=== Design Unit: work.ALSU_if
=====
Toggle Coverage:
Enabled Coverage      Bins    Hits    Misses  Coverage
-----
Toggles                80      80      0    100.00%

=====Toggle Details=====
Toggle Coverage for instance /top/if_t --

Node      1H->0L    0L->1H  "Coverage"
-----
A[2-0]      1          1    100.00
B[2-0]      1          1    100.00
bypass_A    1          1    100.00
bypass_B    1          1    100.00
cin         1          1    100.00
clk         1          1    100.00
direction   1          1    100.00
leds[15-0]  1          1    100.00
opcode[2-0] 1          1    100.00
out[5-0]    1          1    100.00
red_op_A    1          1    100.00
red_op_B    1          1    100.00
rst         1          1    100.00
serial_in   1          1    100.00

Total Node Count   =    40
Toggled Node Count =    40
Untoggled Node Count =    0

Toggle Coverage    =   100.00% (80 of 80 bins)

=====
=== Instance: /top/sr_t
=== Design Unit: work.shift_reg_if
=====
Toggle Coverage:
Enabled Coverage      Bins    Hits    Misses  Coverage
-----
Toggles                30      30      0    100.00%

=====Toggle Details=====
Toggle Coverage for instance /top/sr_t --

Node      1H->0L    0L->1H  "Coverage"
-----
datain[5-0] 1          1    100.00
dataout[5-0] 1          1    100.00
direction    1          1    100.00
mode         1          1    100.00
serial_in    1          1    100.00

Total Node Count   =    15
Toggled Node Count =    15
Untoggled Node Count =    0

Toggle Coverage    =   100.00% (30 of 30 bins)

=====
=== Instance: /top/SR
=== Design Unit: work.shift_reg
=====
Branch Coverage:
Enabled Coverage      Bins    Hits    Misses  Coverage
-----
Branches              5        5      0    100.00%

=====Branch Details=====
Branch Coverage for instance /top/SR

Line      Item      Count      Source
-----
File shift_reg.sv
-----IF Branch-----
13         1         47255      count coming in to IF
13         1         23201
19         1         11515
```

```
coverage_report - Notepad
File Edit Format View Help
Branches                5      5      0  100.00%

=====Branch Details=====

Branch Coverage for instance /top/SR

Line      Item      Count      Source
----      -
File shift_reg.sv
-----IF Branch-----
13          1      47255      Count coming in to IF
13          1      23201
19          1      11515
21          1      12539
Branch totals: 3 hits of 3 branches = 100.00%

-----IF Branch-----
14          1      23201      Count coming in to IF
14          1      11481
16          1      11720
Branch totals: 2 hits of 2 branches = 100.00%

Statement Coverage:
Enabled Coverage      Bins      Hits      Misses      Coverage
-----
Statements            5          5          0  100.00%

=====Statement Details=====

Statement Coverage for instance /top/SR --

Line      Item      Count      Source
----      -
File shift_reg.sv
11          1          1
15          1      11481
17          1      11720
20          1      11515
22          1      12539

=====
=== Instance: /top/DUT/AS

coverage_report - Notepad
File Edit Format View Help
=====
=== Instance: /top/DUT
=== Design Unit: work.ALSU
=====

Branch Coverage:
Enabled Coverage      Bins      Hits      Misses      Coverage
-----
Branches              28      28          0  100.00%

=====Branch Details=====

Branch Coverage for instance /top/DUT

Line      Item      Count      Source
----      -
File ALSU.sv
-----IF Branch-----
28          1      50948      Count coming in to IF
28          1      1937
40          1      49011
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
57          1      50948      Count coming in to IF
57          1      1937
59          1      49011
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
60          1      49011      Count coming in to IF
60          1      8696
62          1      40315
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
70          1      50948      Count coming in to IF
70          1      1937
73          1      49011
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
74          1      49011      Count coming in to IF
74          1      176

Activate Windows
Go to Settings to activate Windows.

Ln 43, Col 17  100%  Windows (CRLF)  UTF-8

coverage_report - Notepad
File Edit Format View Help
=====
=== Instance: /top/DUT
=== Design Unit: work.ALSU
=====

Branch Coverage:
Enabled Coverage      Bins      Hits      Misses      Coverage
-----
Branches              28      28          0  100.00%

=====Branch Details=====

Branch Coverage for instance /top/DUT

Line      Item      Count      Source
----      -
File ALSU.sv
-----IF Branch-----
28          1      50948      Count coming in to IF
28          1      1937
40          1      49011
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
57          1      50948      Count coming in to IF
57          1      1937
59          1      49011
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
60          1      49011      Count coming in to IF
60          1      8696
62          1      40315
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
70          1      50948      Count coming in to IF
70          1      1937
73          1      49011
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
74          1      49011      Count coming in to IF
74          1      176

Activate Windows
Go to Settings to activate Windows.

Ln 160, Col 51  100%  Windows (CRLF)  UTF-8
```

coverage_report - Notepad

File Edit Format View Help

-----IF Branch-----

74

49011

Count coming in to IF

74

1

176

76

1

1560

78

1

1566

80

1

7123

82

1

38586

Branch totals: 5 hits of 5 branches = 100.00%

-----CASE Branch-----

83

38586

Count coming in to CASE

84

1

8604

94

1

7650

104

1

5535

112

1

5478

113

1

5674

116

1

5644

119

1

1

Branch totals: 7 hits of 7 branches = 100.00%

-----IF Branch-----

85

8604

Count coming in to IF

85

1

367

87

1

222

89

1

285

91

1

7730

Branch totals: 4 hits of 4 branches = 100.00%

-----IF Branch-----

95

7650

Count coming in to IF

95

1

368

97

1

246

99

1

284

101

1

6752

Branch totals: 4 hits of 4 branches = 100.00%

Condition Coverage:

Enabled Coverage	Bins	Covered	Misses	Coverage
Conditions	6	6	0	100.00%

Ln 358, Col 54

100%

Windows (CRLF)

UTF-8

Activate Windows

Go to Settings to activate Windows.

coverage_report - Notepad

File Edit Format View Help

=====Condition Details=====

Condition Coverage for instance /top/DUT --

File ALSU.sv

-----Focused Condition View-----

Line 74 Item 1 (bypass_A_reg && bypass_B_reg)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
bypass_A_reg	Y		
bypass_B_reg	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	bypass_A_reg_0	-
Row 2:	1	bypass_A_reg_1	bypass_B_reg
Row 3:	1	bypass_B_reg_0	bypass_A_reg
Row 4:	1	bypass_B_reg_1	bypass_A_reg

-----Focused Condition View-----

Line 85 Item 1 (red_op_A_reg && red_op_B_reg)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
red_op_A_reg	Y		
red_op_B_reg	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
Row 1:	1	red_op_A_reg_0	-
Row 2:	1	red_op_A_reg_1	red_op_B_reg
Row 3:	1	red_op_B_reg_0	red_op_A_reg
Row 4:	1	red_op_B_reg_1	red_op_A_reg

-----Focused Condition View-----

Line 95 Item 1 (red_op_A_reg && red_op_B_reg)

Condition totals: 2 of 2 input terms covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
------------	---------	------------------------	------

Ln 396, Col 69

100%

Windows (CRLF)

UTF-8

Activate Windows

Go to Settings to activate Windows.


```
coverage_report - Notepad
File Edit Format View Help
Statement Coverage:
Enabled Coverage
-----
Statements      Bins      Hits      Misses      Coverage
-----
Statements      50        50         0      100.00%

=====Statement Details=====

Statement Coverage for instance /top/DUT --

Line      Item      Count      Source
----      -
File ALSU.sv
13         1      47833
14         1      45634
15         1      9886
23         1      37668
24         1      40560
27         1      50948
29         1      1937
30         1      1937
31         1      1937
32         1      1937
33         1      1937
34         1      1937
35         1      1937
36         1      1937
37         1      1937
38         1      1937
41         1      49011
42         1      49011
43         1      49011
44         1      49011
45         1      49011
46         1      49011
47         1      49011
48         1      49011
49         1      49011
50         1      49011
56         1      50948
58         1      1937
61         1      8696
63         1      40315
68         1      50948

Ln 396, Col 69      100%      Windows (CRLF)      UTF-8
```

```
coverage_report - Notepad
File Edit Format View Help
68         1      50948
71         1      1937
75         1      176
77         1      1560
79         1      1566
81         1      7123
86         1      367
88         1      222
90         1      285
92         1      7730
96         1      368
98         1      246
100        1      284
102        1      6752
106        1      5535
112        1      5478
114        1      5674
117        1      5644
119        1      1
123        1      50948

Toggle Coverage:
Enabled Coverage
-----
Toggles      Bins      Hits      Misses      Coverage
-----
Toggles      64        64         0      100.00%

=====Toggle Details=====

Toggle Coverage for instance /top/DUT --

Node      1H->0L      0L->1H      "Coverage"
-----
A_reg[2-0]      1          1      100.00
B_reg[2-0]      1          1      100.00
bypass_A_reg    1          1      100.00
bypass_B_reg    1          1      100.00
cin_reg[1-0]    1          1      100.00
direction_reg   1          1      100.00
invalid         1          1      100.00
invalid_opcode  1          1      100.00
invalid_red_op  1          1      100.00
opcode_reg[2-0] 1          1      100.00
out_next[5-0]   1          1      100.00
out_shift_reg[5-0] 1          1      100.00

Ln 559, Col 51      100%      Windows (CRLF)      UTF-8
```

```
coverage_report - Notepad
File Edit Format View Help

invalid_red_op      1      1  100.00
opcode_reg[2-0]    1      1  100.00
out_next[5-0]      1      1  100.00
out_shift_reg[5-0] 1      1  100.00
red_op_A_reg       1      1  100.00
red_op_B_reg       1      1  100.00
serial_in_reg      1      1  100.00

Total Node Count   =      32
Toggled Node Count =      32
Untoggled Node Count =      0

Toggle Coverage    =  100.00% (64 of 64 bins)

=====
=== Instance: /top
=== Design Unit: work.top
=====
Statement Coverage:
Enabled Coverage    Bins    Hits    Misses Coverage
-----
Statements          5      5      0  100.00%

=====Statement Details=====

Statement Coverage for instance /top --

Line    Item          Count    Source
----    -
File top.sv
7        1          100001
7        2          100000
17       1           1
18       1           1
19       1           1

Toggle Coverage:
Enabled Coverage    Bins    Hits    Misses Coverage
-----
Toggles            2      2      0  100.00%

=====Toggle Details=====

Toggle Coverage for instance /top --

Ln 601, Col 71    100%  Windows (CRLF)  UTF-8

coverage_report - Notepad
File Edit Format View Help
Statements          5      5      0  100.00%

=====Statement Details=====

Statement Coverage for instance /top --

Line    Item          Count    Source
----    -
File top.sv
7        1          100001
7        2          100000
17       1           1
18       1           1
19       1           1

Toggle Coverage:
Enabled Coverage    Bins    Hits    Misses Coverage
-----
Toggles            2      2      0  100.00%

=====Toggle Details=====

Toggle Coverage for instance /top --

Node      1H->0L    0L->1H    "Coverage"
-----
clk       1         1      100.00



Total Node Count   =      1
Toggled Node Count =      1
Untoggled Node Count =      0

Toggle Coverage    =  100.00% (2 of 2 bins)

=====
=== Instance: /config_object_pkg
=== Design Unit: work.config_object_pkg
=====
Branch Coverage:
Enabled Coverage    Bins    Hits    Misses Coverage
-----
Branches          10      0     10    0.00%

=====Branch Details=====

Ln 601, Col 71    100%  Windows (CRLF)  UTF-8
```



Code Coverage Analysis

File Bookmarks Window Help

Code Coverage Analysis

Statements - by instance (/top/DUT)

Statement

```
13 assign invalid_opcode = opcode_reg[1] & opcode_reg[0];
14 assign invalid = invalid_red_op | invalid_opcode;
23 if(if_t.rst) begin
24   cin_reg <= 0;
27   bypass_B_reg <= 0;
29   direction_reg <= 0;
30   serial_in_reg <= 0;
31   opcode_reg <= 0;
32   A_reg <= 0;
33   B_reg <= 0;
35 end else begin
36   cin_reg <= if_t.cin;
37   red_op_B_reg <= if_t.red_op_B;
38   red_op_A_reg <= if_t.red_op_A;
41   direction_reg <= if_t.direction;
42   serial_in_reg <= if_t.serial_in;
43   opcode_reg <= if_t.opcode;
44   A_reg <= if_t.A;
45   B_reg <= if_t.B;
47 end
48 end
50 always @(posedge if_t.clk or posedge if_t.rst) begin
56 else
58 end
61 always @(posedge if_t.clk or posedge if_t.rst) begin
63 if(if_t.rst) begin
68   if_t.out <= (if_t.INPUT_PRIORITY == "A")?A_reg: B_reg;
71 else if (bypass_B_reg)
75 else begin
77   begin
79   if_t.out <= (if_t.INPUT_PRIORITY == "A")? A_reg: B_reg;
81   if_t.out <= A_reg;
86 end
88 if (red_op_A_reg && red_op_B_reg)
90 else if (red_op_A_reg)
92 else if (red_op_B_reg)
96 end
```

Code Coverage Analysis

File Bookmarks Window Help

Code Coverage Analysis

Branches - by instance (/top/DUT)

Branch

```
28 bypass_A_reg <= 0;
40 bypass_A_reg <= if_t.bypass_A;
57 if_t.leds <= 0;
59 end
70 if_t.out <= A_reg;
73 else if (invalid)
74 if_t.out <= 0;
76 case (opcode_reg)
78 if (red_op_A_reg && red_op_B_reg)
80 else if (red_op_A_reg)
82 else if (red_op_B_reg)
84 else
85 if_t.out <= A_reg | B_reg;
87 begin
89 if_t.out <= (if_t.INPUT_PRIORITY == "A")? A_reg: B_reg;
91 if_t.out <= A_reg;
94 else
95 if_t.out <= A_reg ^ B_reg;
97 begin
99 if_t.out <= A_reg + B_reg+cin_reg;
101 if_t.out <= A_reg + B_reg;
104 end
112 default: if_t.out<=if_t.out;
113 endcase
116 out_next<=if_t.out;
119 endmodule
<NULL>
top.sv
```

coverage_report - Notepad

File Edit Format View Help

```

=====
=== Instance: /shift_coverage_pkg
=== Design Unit: work.shift_coverage_pkg
=====

```

Covergroup Coverage:

Covergroups	1	na	na	100.00%
Coverpoints/Crosses	3	na	na	na
Covergroup Bins	68	68	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /shift_coverage_pkg/shift_reg_cov/covgup	100.00%	100	-	Covered
covered/total bins:	68	68	-	
missing/total bins:	0	68	-	
% Hit:	100.00%	100	-	
coverpoint data_in	100.00%	100	-	Covered
covered/total bins:	64	64	-	
missing/total bins:	0	64	-	
% Hit:	100.00%	100	-	
bin auto[0]	24403	1	-	Covered
bin auto[1]	7150	1	-	Covered
bin auto[2]	4225	1	-	Covered
bin auto[3]	5207	1	-	Covered
bin auto[4]	1326	1	-	Covered
bin auto[5]	461	1	-	Covered
bin auto[6]	1318	1	-	Covered
bin auto[7]	174	1	-	Covered
bin auto[8]	429	1	-	Covered
bin auto[9]	577	1	-	Covered
bin auto[10]	53	1	-	Covered
bin auto[11]	6	1	-	Covered
bin auto[12]	423	1	-	Covered
bin auto[13]	54	1	-	Covered
bin auto[14]	56	1	-	Covered
bin auto[15]	152	1	-	Covered
bin auto[16]	326	1	-	Covered
bin auto[17]	32	1	-	Covered
bin auto[18]	57	1	-	Covered
bin auto[19]	32	1	-	Covered
bin auto[20]	5	1	-	Covered

Ln 601, Col 71 100% Windows (CRLF) UTF-8

coverage_report - Notepad

File Edit Format View Help

bin auto[20]	5	1	-	Covered
bin auto[21]	3	1	-	Covered
bin auto[22]	1	1	-	Covered
bin auto[23]	6	1	-	Covered
bin auto[24]	79	1	-	Covered
bin auto[25]	23	1	-	Covered
bin auto[26]	48	1	-	Covered
bin auto[27]	18	1	-	Covered
bin auto[28]	86	1	-	Covered
bin auto[29]	242	1	-	Covered
bin auto[30]	640	1	-	Covered
bin auto[31]	1089	1	-	Covered
bin auto[32]	996	1	-	Covered
bin auto[33]	712	1	-	Covered
bin auto[34]	71	1	-	Covered
bin auto[35]	55	1	-	Covered
bin auto[36]	68	1	-	Covered
bin auto[37]	13	1	-	Covered
bin auto[38]	26	1	-	Covered
bin auto[39]	27	1	-	Covered
bin auto[40]	25	1	-	Covered
bin auto[41]	50	1	-	Covered
bin auto[42]	8	1	-	Covered
bin auto[43]	16	1	-	Covered
bin auto[44]	4	1	-	Covered
bin auto[45]	25	1	-	Covered
bin auto[46]	75	1	-	Covered
bin auto[47]	267	1	-	Covered
bin auto[48]	154	1	-	Covered
bin auto[49]	108	1	-	Covered
bin auto[50]	49	1	-	Covered
bin auto[51]	99	1	-	Covered
bin auto[52]	337	1	-	Covered
bin auto[53]	199	1	-	Covered
bin auto[54]	80	1	-	Covered
bin auto[55]	523	1	-	Covered
bin auto[56]	635	1	-	Covered
bin auto[57]	745	1	-	Covered
bin auto[58]	1305	1	-	Covered
bin auto[59]	1272	1	-	Covered
bin auto[60]	4091	1	-	Covered
bin auto[61]	5825	1	-	Covered
bin auto[62]	6202	1	-	Covered

Ln 1105, Col 32 100% Windows (CRLF) UTF-8

coverage_report - Notepad

File Edit Format View Help

bin auto[62]62021-Covered

bin auto[63]105681-Covered

Coverpoint MODE100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

bin mode0428861-Covered

bin mode1404471-Covered

Coverpoint direction100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

bin direction0433491-Covered

bin direction1399841-Covered

Statement Coverage:

Enabled CoverageBinsHitsMissesCoverage

Statements1412285.71%

-----Statement Details-----

Statement Coverage for instance /shift_coverage_pkg --

LineItemCountSource

File shift_coverage.sv

81***g***

82***g***

832

2811

2911

3311

3411

3511

3911

4011

4411

4511

4683334

4883333

=====

=== Instance: /shift_scoreboard_pkg

Ln 1147, Col 42100%Windows (CRLF)UTF-8

coverage_report - Notepad

File Edit Format View Help

missing/total bins:06-

% Hit:100.00%100-

Coverpoint CB1100.00%100-Covered

covered/total bins:55-

missing/total bins:05-

% Hit:100.00%100-

Coverpoint CB2100.00%100-Covered

covered/total bins:55-

missing/total bins:05-

% Hit:100.00%100-

Coverpoint A_M100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

Coverpoint CB3100.00%100-Covered

covered/total bins:77-

missing/total bins:07-

% Hit:100.00%100-

Cross_corner_case100.00%100-Covered

covered/total bins:1818-

missing/total bins:018-

% Hit:100.00%100-

Cross_Addition100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

Cross_shift100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

Cross_shift_rotate100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

Cross_walkingones100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

Cross_invalidation100.00%100-Covered

covered/total bins:22-

missing/total bins:02-

% Hit:100.00%100-

Covergroup instance \ALSU_coverage_pkg::ALSU_coverage:cvr_gp

Ln 1147, Col 42100%Windows (CRLF)UTF-8

Activate Windows

Go to Settings to activate Windows.

coverage_report - Notepad				
File	Edit	Format	View	Help
% Hit:	100.00%	100	-	
Cross Addition	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross shift	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross shift rotate	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross walkingones	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross invalidation	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Covergroup instance \\\ALSU_coverage_pkg::ALSU_coverage::cvt_gp	100.00%	100	-	Covered
covered/total bins:	63	67	-	
missing/total bins:	4	67	-	
% Hit:	94.02%	100	-	
Coverpoint CIN [1]	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin CIN0	25143	1	-	Covered
bin CIN1	24857	1	-	Covered
Coverpoint red_op_A [1]	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin red_op_A0	42007	1	-	Covered
bin red_op_A1	7993	1	-	Covered
Coverpoint red_op_B [1]	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin red_op_B0	41786	1	-	Covered

Ln 1709, Col 44 100% Windows (CRLF) UTF-8

Activate Windows
Go to Settings to activate Windows.

coverage_report - Notepad				
File	Edit	Format	View	Help
bin direction0	25342	1	-	Covered
bin direction1	24658	1	-	Covered
Coverpoint serial_in [1]	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin serial_in0	24998	1	-	Covered
bin serial_in1	25002	1	-	Covered
Coverpoint special [1]	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
bin operations[0]	8589	1	-	Covered
bin operations[1]	8588	1	-	Covered
bin operations[2]	7720	1	-	Covered
bin operations[3]	7660	1	-	Covered
bin operations[4]	8639	1	-	Covered
bin operations[5]	8725	1	-	Covered
Coverpoint CB1	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
bin A_data_0	8210	1	-	Covered
bin A_data_max	7616	1	-	Covered
bin A_data_min	6873	1	-	Covered
bin A_data_walkingones[1]	581	1	-	Covered
bin A_data_walkingones[2]	604	1	-	Covered
default bin A_data_default	16292	-	-	Occurred
Coverpoint CB2	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
bin B_data_0	9111	1	-	Covered
bin B_data_max	7576	1	-	Covered
bin B_data_min	5739	1	-	Covered
bin B_data_walkingones[1]	586	1	-	Covered
bin B_data_walkingones[2]	567	1	-	Covered
default bin B_data_default	16654	-	-	Occurred
Coverpoint A_M	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin Bins_arith[2]	7720	1	-	Covered

Ln 1709, Col 44 100% Windows (CRLF) UTF-8

Activate Windows
Go to Settings to activate Windows.

coverage_report - Notepad				
File	Edit	Format	View	Help
bin A_data_min	6873	1	-	Covered
bin A_data_walkingones[1]	581	1	-	Covered
bin A_data_walkingones[2]	604	1	-	Covered
default bin A_data_default	16292		-	Occurred
Coverpoint CB2	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
bin B_data_0	9111	1	-	Covered
bin B_data_max	7576	1	-	Covered
bin B_data_min	5739	1	-	Covered
bin B_data_walkingones[1]	586	1	-	Covered
bin B_data_walkingones[2]	567	1	-	Covered
default bin B_data_default	16654		-	Occurred
Coverpoint A_M	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin Bins_arith[2]	7720	1	-	Covered
bin Bins_arith[3]	7660	1	-	Covered
Coverpoint CB3	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
illegal_bin Bins_invalid	79		-	Occurred
bin Bins_shift[4]	8639	1	-	Covered
bin Bins_shift[5]	8725	1	-	Covered
bin Bins_arith[2]	7720	1	-	Covered
bin Bins_arith[3]	7660	1	-	Covered
bin Bins_bitwise[0]	8589	1	-	Covered
bin Bins_bitwise[1]	8588	1	-	Covered
bin Bins_trans	10	1	-	Covered
Cross_corner_case	100.00%	100	-	Covered
covered/total bins:	18	18	-	
missing/total bins:	0	18	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin <Bins_arith[3],0_data_min,A_data_min>			-	
bin <Bins_arith[2],0_data_min,A_data_min>	95	1	-	Covered
bin <Bins_arith[3],0_data_max,A_data_max>			-	
bin <Bins_arith[2],0_data_max,A_data_max>	94	1	-	Covered
bin <Bins_arith[3],0_data_min,A_data_max>	107	1	-	Covered

Ln 1709, Col 44 100% Windows (CRLF) UTF-8

Activate Windows
Go to Settings to activate Windows.

coverage_report - Notepad				
File	Edit	Format	View	Help
Auto, Default and User Defined Bins:				
bin <Bins_arith[3],0_data_min,A_data_min>	95	1	-	Covered
bin <Bins_arith[2],0_data_min,A_data_min>	94	1	-	Covered
bin <Bins_arith[3],0_data_min,A_data_max>			-	
bin <Bins_arith[3],0_data_min,A_data_0>	107	1	-	Covered
bin <Bins_arith[2],0_data_min,A_data_max>	104	1	-	Covered
bin <Bins_arith[2],0_data_min,A_data_0>	111	1	-	Covered
bin <Bins_arith[3],0_data_max,A_data_min>	101	1	-	Covered
bin <Bins_arith[3],0_data_0,A_data_min>	119	1	-	Covered
bin <Bins_arith[3],0_data_max,A_data_min>	124	1	-	Covered
bin <Bins_arith[2],0_data_max,A_data_min>	110	1	-	Covered
bin <Bins_arith[2],0_data_0,A_data_min>	130	1	-	Covered
bin <Bins_arith[3],0_data_max,A_data_max>	939	1	-	Covered
bin <Bins_arith[3],0_data_0,A_data_max>	116	1	-	Covered
bin <Bins_arith[3],0_data_max,A_data_0>	144	1	-	Covered
bin <Bins_arith[3],0_data_0,A_data_0>	950	1	-	Covered
bin <Bins_arith[2],0_data_max,A_data_max>	970	1	-	Covered
bin <Bins_arith[2],0_data_0,A_data_max>	109	1	-	Covered
bin <Bins_arith[2],0_data_max,A_data_0>	140	1	-	Covered
bin <Bins_arith[2],0_data_0,A_data_0>	994	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin walkingB	129		-	Occurred
ignore_bin walkingA	108		-	Occurred
Cross Addition	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				

Ln 1813, Col 55 100% Windows (CRLF) UTF-8

Activate Windows
Go to Settings to activate Windows.

coverage_report - Notepad				
File	Edit	Format	View	Help
bin <Bins_arith[2],0_data_0,A_data_max>				
	109	1	-	Covered
bin <Bins_arith[2],0_data_max,A_data_0>				
	140	1	-	Covered
bin <Bins_arith[2],0_data_0,A_data_0>				
	994	1	-	Covered
Illegal and Ignore Bins:				
ignore_bin walkingB	129		-	Occurred
ignore_bin walkingA	108		-	Occurred
Cross Addition				
	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin Add_cin0	3867	1	-	Covered
bin Add_cin1	3853	1	-	Covered
Cross shift				
	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin shift_si0	4340	1	-	Covered
bin shift_si1	4340	1	-	Covered
Cross shift_rotate				
	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin shu_rot_d0	8846	1	-	Covered
bin shu_rot_d1	8518	1	-	Covered
Cross walkingones				
	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin arithA	104	1	-	Covered
bin arithB	47	1	-	Covered
Cross invalidation				
	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin R0pA_notXor	6314	1	-	Covered
bin R0pB_notXor	6422	1	-	Covered
Ln 1846, Col 67 100% Windows (CRLF) UTF-8				

coverage_report - Notepad				
File	Edit	Format	View	Help
bin auto[1]				
	7150	1	-	Covered
bin auto[2]				
	4225	1	-	Covered
bin auto[3]				
	5207	1	-	Covered
bin auto[4]				
	1326	1	-	Covered
bin auto[5]				
	461	1	-	Covered
bin auto[6]				
	1318	1	-	Covered
bin auto[7]				
	174	1	-	Covered
bin auto[8]				
	429	1	-	Covered
bin auto[9]				
	577	1	-	Covered
bin auto[10]				
	53	1	-	Covered
bin auto[11]				
	6	1	-	Covered
bin auto[12]				
	423	1	-	Covered
bin auto[13]				
	54	1	-	Covered
bin auto[14]				
	56	1	-	Covered
bin auto[15]				
	152	1	-	Covered
bin auto[16]				
	326	1	-	Covered
bin auto[17]				
	32	1	-	Covered
bin auto[18]				
	57	1	-	Covered
bin auto[19]				
	32	1	-	Covered
bin auto[20]				
	5	1	-	Covered
bin auto[21]				
	3	1	-	Covered
bin auto[22]				
	1	1	-	Covered
bin auto[23]				
	6	1	-	Covered
bin auto[24]				
	79	1	-	Covered
bin auto[25]				
	23	1	-	Covered
bin auto[26]				
	48	1	-	Covered
bin auto[27]				
	18	1	-	Covered
bin auto[28]				
	86	1	-	Covered
bin auto[29]				
	242	1	-	Covered
bin auto[30]				
	640	1	-	Covered
bin auto[31]				
	1089	1	-	Covered
bin auto[32]				
	996	1	-	Covered
bin auto[33]				
	712	1	-	Covered
bin auto[34]				
	71	1	-	Covered
bin auto[35]				
	55	1	-	Covered
bin auto[36]				
	68	1	-	Covered
bin auto[37]				
	13	1	-	Covered
bin auto[38]				
	26	1	-	Covered
bin auto[39]				
	27	1	-	Covered
bin auto[40]				
	25	1	-	Covered
bin auto[41]				
	50	1	-	Covered
bin auto[42]				
	8	1	-	Covered
bin auto[43]				
	16	1	-	Covered
Ln 1846, Col 67 100% Windows (CRLF) UTF-8				

coverage_report - Notepad				
File Edit Format View Help				
% Hit:	100.00%	100	-	
Coverpoint serial_in	0.00%	100	-	ZERO
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint special	0.00%	100	-	ZERO
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
Coverpoint CB1	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
Coverpoint CB2	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
Coverpoint A_M	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint CB3	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
Cross corner_case	100.00%	100	-	Covered
covered/total bins:	18	18	-	
missing/total bins:	0	18	-	
% Hit:	100.00%	100	-	
Cross Adddation	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross shift	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross shift_rotate	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross walkingones	100.00%	100	-	Covered
covered/total bins:	2	2	-	

Activate Windows
Go to Settings to activate Windows.